• Designed and implemented layout simulation of a 5-stage, 32-bit RISC processor in VHDL • Implemented behavioral study of each instruction logic through bottom up approach • Developed source code realization for the memory operation with timing analysis through testbench generation using ModelSim. that improved total path delay of 21.25 sec with memory usage of 108580 kb